ABSTRACT This paper investigates a reduced switch count topology for seven-level single-phase voltagesource inverter, nomenclatures as asymmetrical holding capacitor or also known as asymmetrical flying level capacitor or packed U-cell (PUC). Modular configuration of the inverter consists of one U-cell, four additional power switches, and one dc link. U-cell network is an arrangement of two semiconductor switches with one holding or clamping capacitor. Topology offers a reduced switch count solution with simple control strategy compared to the existing seven-level inverters. Different standard multicarrier sinusoidal pulse-width modulation techniques (SPWMs) are adapted for the generation of switching gate signals for the PUC power switches, and these SPWMs are compared with novel optimization-based selective harmonic elimination (SHE) that employs genetic algorithm (GA) for solving nonlinear SHE equation with a constraint that eliminated all third-order harmonics efficiently. The investigation that involves analysis and comparison is done for obtaining reduced total harmonic distortion (THD) by using different level-shifted multicarrier SPWM schemes along with proposed GA-based SHE. Obtained findings with design of dc voltage and load current controllers are elaborated and presented in this paper. For better understanding, the converter topology is tested under different dynamic conditions. Mathematical background developed on the theoretical basis is verified by numerical simulation software and also validated on the developed laboratory-scale prototype experimental setup.
I. INTRODUCTION
Multilevel inverter's (MLI's) circuit discretize several DC sources (photovoltaic DC buses) sequentially and the fundamental frequency to construct nearly sinusoidal stepped AC output voltages. MLI's offers several advantages with respect to the traditional two-level configurations, by
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limited harmonic distortion, low-switching losses, high output power capability and power quality with fault tolerant structure [1] - [5] . However, the main disadvantages of multilevel inverters are increased number of DC sources, power switches, neutral point and load balancing issues, when compared with counterpart two-level voltage source inverter (VSI) [6] , [7] . Further, control schemes are complex and have a reduced overall efficiency. Therefore, the cost of MLI's increases and it becomes non-reliable. VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ Traditional MLI's circuits: the neutral point clamped converters (NPC), Flying capacitors converters (FCC) and classic cascaded H-bridges configuration addressed these drawbacks [1] - [15] . The MLI's are increasingly employed in solar PV applications due to lower THD in the output voltage waveform, better power quality with reduced switching losses and higher efficiency [16] - [20] . Major drawbacks of neutral point clamped or flying capacitor MLI's are the fluctuations in the neutral point voltages [5] . These neutral point voltage fluctuations occurs because of unequal charging and discharging of the DC link capacitors in case of NPC and flying capacitors in case of FLC [7] . In literature several methods are proposed to overcome this problem, one of them being by modifying the pulse-width modulation schemes [21] - [25] . However, the complexity of algorithm and as well the control strategies still poses a huge challenge. Packed U Cell (PUC) MLI topology is introduced in [26] - [30] and operates with only one DC source and one auxiliary capacitor whose voltage is required to be maintained at a certain percentage of the DC link. The extra auxiliary capacitor used in the topology is also termed as 'holding capacitor'. A seven-level output voltage is generated with only six semiconductor switches and one extra capacitor in the DC link [31] - [35] . The balanced output is obtained when the auxiliary capacitor voltage is maintained at one third of the DC link voltage. Precisely this control action is done by using standard PI controller. Major advantages offered by the PUC topology are reduced switch count with no need of neutral point voltage control in contrast to NPC and FLC [36] - [38] . When compared to CHB, the number of power switches are significantly lower with no requirement of isolated dc sources. Two power switches and one capacitor are used to configure the (U) shape cell. Hence, one cell in the shape of U that is frame by two power switches and one capacitor is basic unit of this inverter topology. By repeating this cell, the number of output voltage level can be increased exponentially. As such by adding two extra U cells, 31-output voltage level are generated [39] , [40] . The rectifier version of PUC are presented in [27] , [41] and major advantage of this topology, when used in solar PV application is that only one DC bus is needed, thus simplifying the control of maximum power point tracking and eliminates the need for sourcing load balance [42] - [44] .
By using simple multicarrier PWM scheme, the switching signals are generated for PUC inverter [26] . Multicarrier PWM techniques are natural sampling of a single modulating or reference waveform (typically being sinusoidal) with several carrier signals (typically being triangular waveforms). Using multicarrier PWM schemes, both level-and phaseshifted modulation can be utilized. In level shifted PWM techniques, namely three different schemes: the Phase disposition (PD), Phase Opposition Disposition (POD) and Alternate Phase Opposition Disposition (APOD) are in general used [45] . These PWM scheme varies in their harmonic profile and several literature is available on the subject, when applied to standard MLI [46] - [48] . However, no study is reported on the performance of these level shifted PWM when applied to PUC inverter. The study and analysis is necessary for PUC inverter in view of its suitability to local grid connected PV application [49] . Therefore, this paper presents a comprehensive analysis of use of these three-standard levelshifted PWM scheme for a seven-level single-phase PUC inverter and enhance the harmonic profile of output waveforms. Moreover, in this paper, authors have proposed a novel GA based SHE, for reduction of harmonics, also the proposed GA based SHE technique is compared with different types of level shifted multicarrier PWM techniques. SHE techniques are employed by using different methods in literature, such as Numerical based technique and pattern search techniques. Due to involvement of nonlinear SHE equation, the conventional techniques exhibit multiple solution due to trapping in local minima. Moreover, founding an initial point for such techniques is a difficult task. Therefore, such techniques can be limited to the elimination of few harmonics. To overcome these drawbacks authors in this work have used GA for solving nonlinear SHE equation. Authors have complied this technique together with a constraint that eliminates all 3 rd order harmonics without increasing the switching frequency. Which marks in reduced switching losses and effective operation of overall system.
To the best knowledge of the authors, till date, no such paper exists in the literature which has covered the comparative evaluation between the standard multi carrier level shifted signals with the constraint SHE technique. The comparison includes a detailed mathematical analysis along with detailed simulation and experimental results on packed U cell inverter.
This article is organized as follows: Section 2 explains Packed U Cell MLI topology and its operation. Section 3 presents control of the PUC inverter. In section 4, design of DC-link voltage, auxiliary capacitor voltage and load current controllers are presented. Section 5 gives the spectral analysis for harmonic components deposition. In section 6 Numerical simulation modeling is presented. Section 7 discusses GA based SHE technique. Experimental validation by hardware prototype analysis are presented in section 8. Conclusion of this investigation is discussed in the section 9.
II. ASYMMETRICAL HOLDING CAPACITOR OR PACKED U CELL MULTILEVEL INVERTER
The circuit topology of a seven level Asymmetrical Holding Capacitor or Packed U Cell (PUC) multilevel inverter introduced in [26] , [27] is shown in Fig. 1 . The analyzed inverter topology is modular in nature, in which adding a U cell increases the number of levels of output voltage waveform. Adding one U cell that consist of two power switches and one capacitor, leads to 15 level inverter configuration [41] and similarly adding two U cell makes it a 31-level inverter [39] , [40] . Appropriate DC voltage levels need to be maintained across the holding capacitors. In the PUC MLI configuration, which contain one U cell, there are six power semiconductor switches, one DC link and one clamping/auxiliary capacitor. To obtain seven-level output, the auxiliary capacitor voltage is maintained at one third of the DC link voltage value.
The number of output voltage levels (L) is expressed in terms of the used clamping capacitors as given by eqn. (1) .
where, N C is the number of clamping capacitors used and L is the number of levels generated. Number of output voltage level is expressed in terms of used number of power switches N SW as given in eqn. (2) .
The major advantage of the analyzed inverter topology can be highlighted from eqns. (1) and (2) . It employs much fewer numbers of auxiliary capacitors and power switches for creating additional number of levels when compared to conventional topologies such as NPC, FLC and CHB. Hence, this reduced switch count inverter topology offers highly efficient and reliable solution.
A comparison in used number of components in PUC inverter and other multilevel inverters are described in Table 1 . The analyzed topology of PUC do not use the clamping diodes unlike NPC and fewer number of clamping capacitors when compared with FLC. The used power switches are minimum when compared with all the existing seven-level inverter topologies. There are eight possible switching states in a single-phase PUC inverter which are illustrated in Fig. 2 and tabulated in Table 2 . It is observed that there are three positive levels and three negative levels, while two states yield zero voltage, namely state 4 and state 5. Zero voltage is produced when load is short circuited either though main switches or complimentary switches. 
Inverter generates seven-level output voltages
The analyzed Packed U Cell MLI offer numerous advantages especially if used in solar photovoltaic conversion applications. Only one DC/DC converter with Maximum Power Point Tracking (MPPT) is needed in the whole system. There is no need of bulky transformer to obtain the required levels, which significantly reduces the cost and the sizing of PV system making it more suitable for small residential or off-grid applications. Furthermore, PUC inverter requires lowest number of power switching components compared with other multilevel inverters, which reduces number of gate drive circuits and increases system efficiency and reliability. Efficiency is enhanced further by employing low frequency modulation such as Selective Harmonic Elimination (SHE), while maintaining Total Harmonic Distortion (THD) at minimum. Hence, it provides the ability to use a low cost controller to generate switching pattern and increase the efficiency by reducing the switching loss of the used power switches. Fig. 3 shows that the control signal is generated using sevenlevel hysteresis controller. The transition condition varies subsequently and depends on the behavior of the current error. For example, if the actual state is −V1/3, the reduction of the current error below the value 'h' (the hysteresis band) causes a transition to state 0. Inversely, if the current error increases above the 'h' (the hysteresis band) value, then, a transition to the state −2V1/3 occurs.
III. CONTROL OF PACKED U CELL MULTILEVEL INVERTER
When actual load current is lower than its reference, then, the application of a positive voltage across the load allows VOLUME 7, 2019 their repprochement. Thus, the positive voltages (sector I in Fig. 3 ) are applied when the current error i, which is the difference between actual load current and its reference, is negative. Contrariwise, the negative voltages (sector II) are applied when the current error is positive. Gate signal are generated using level-shifted multicarrier PWM scheme and the methods analyzed are as follows:
Alternative phase opposition disposition (APOD Phase opposition disposition (POD), Phase disposition (PD). Six triangular carrier of equal magnitude and frequency are used such that they fully occupy the continuous band in the range of −V dc to +V dc . In APOD scheme each adjacent carrier signals are 180 • phase shifted (Fig. 4c) . In the POD scheme, the positive carriers are in phase opposition to negative carriers (Fig. 4b) . In PD method, all carriers are in phase and having only level shifts (Fig. 4a) .
IV. DESIGN OF DC-LINK VOLTAGE, AUXILIARY CAPACITOR VOLTAGE AND LOAD CURRENT CONTROLLERS A. VOLTAGE CONTROLLERS
In PV applications, using capacitors of electrolytic type will be less desirable because of short lifetime, mainly when installed in outdoor temperatures [46] . Film capacitors have very long lifetime; hence these can replace electrolytic capacitors; however their sky level prices limits size but that can be used in solar PV inverters. This makes practical limitation for DC link capacitor, establishing significant doubly frequency ripple on DC link and clamping capacitor voltages. This double frequency ripple further couples with control loop and creates distortions in the output current. Therefore, a notch filter (stop band filter) is needed to be placed on the feedback signal of DC voltage to attenuate ripple component. Notch filter is given by the eqn. (3) .
where, ω n has double value to that of fundamental frequency. For maintaining the auxiliary capacitor or holding capacitor voltage to 1/3 of DC link voltage a simple PI controller is used to control the DC link voltage and is given in eqn. (4) .
Assuming a phase margin of 75 0 and critically damped system with damping factor ε = 1. The transfer function of the system are given in eqns. (5-8):
The phase of the system is expressed as given in eqn. (9),
The phase margin of the system is 75 • . Thus, eqn. (9) can be expressed as given in eqns. (10) (11) .
Using the criterion for the gain margin of the system, the eqns. (12) (13) (14) can be obtained as:
By substituting the value of C = 2.2mf in eqn. (14), one gets eqns. 
B. CURRENT CONTROLLERS
On applying the KVL in Fig. (1) , the load or grid side eqns. (17) (18) are obtained.
For grid load:
Here R, L are load resistor, reactor and R f , L f are the filter inductor internal resistance and inductance. For generation of seven level output voltage, one should control the DC-link & Holding capacitor voltages to V dc and V dc /3, respectively. This was done by voltage controllers and is given in Fig. 3 . When actual injected current into grid or load is lower than reference (current error) then positive voltage across the load has to be applied thus in Fig. 3 , sector-I are applied.
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When actual injected current into grid or load is greater than reference (current error) then negative voltage across the load has to be applied thus in Fig. 3 , sector-II are applied.
V. SPECTRAL ANALYSIS
For analyzing the spectra of all the above three carriers shown in Fig. 4 , two time variables existence is assumed. Two time variable has been assumed due to the presence of high frequency modulating wave {x (t)} and low frequency modulating wave {y (t)} as given in eqns. (19)- (20) . As F(x, y) is separately periodic with respect to the carrier and reference waveforms, hence it can be expressed as a double Fourier series arranged about the carrier and fundamental [38] as given in eqn. (21), as shown at the top of the next page.
On replacing x by ω c t + θ c and y by ω o t + θ o , eqn. (21) can be expressed in time-varying form as given in eqn. (22) .
A. PHASE DISPOSITION (PD)
The function F(x, y) has no symmetry properties and hence sine and cosine both terms will be present in the expansion of the series. For an N level PWM strategy, where N is odd, the converter arranges N-1 carrier waveforms of equal amplitude, frequency and the phase.
The multilevel voltage can be expressed as in eqn. (23), as shown at the top of the next page:
Where, J k denotes a Bessel function of the first kind.
From the above equations, it has three terms: i) A term giving the amplitude of the fundamental. ii) A term (for m = 0), it gives the amplitude of the harmonic multiples of the modulating frequency. iii) A term (for n = 0), it gives the amplitude of the harmonics at the carrier frequency and multiples. where:
where m is the carrier index variable and n is the baseband index variable. For PD, the harmonic does not exist at even multiples of the carrier frequency. This term with m fixed and n variable provides the amplitude of the harmonics in the sidebands centered around each multiple. As in PD, no harmonics exist at even multiples of the carrier frequency; hence, the THD are lower. where:
F(x, y)
where:
The function F(x, y) has odd symmetry properties and hence only sine terms will be present in the expansion of the series. From the eqn. (24), as shown at the top of the page 9. It has three terms, as defined in the case of PD. In APOD and POD spectrum analysis, the third term (for n = 0) will not present any harmonics. When this third term has m fixed and n variable then only odd-order components exists in each sideband for APOD and POD.
C. PHASE OPPOSITION DISPOSITION (POD)
The function F(x, y) has odd symmetry properties and hence only sine terms will be present in the expansion of the series. As the function is same as APOD, hence the spectrum analysis and presence of harmonics will be same as presented for APOD. The frequency ratio defined as, R = Frequency of the carrier wave (ω c )/Frequency of the reference signal (ω m ).
There are no considerable differences between the discussed three carrier (PD, APOD and POD) dispositions at high R due to the shifting of the all harmonics to high frequencies, which are easily filtered out. When R is not sufficiently high, they have substantial differences in harmonics. For the case of three phase 7-level PUC using single phase modulation schemes, harmonics are co-phasal in nature and hence not present in the current spectrum of the load. The PD methods is the most promising as it has very little values of other harmonics. The PD carrier signals will provide an enhanced harmonic profile for the 7-level PUC inverter, due to the absence of harmonics at even multiples of the carrier frequency. The analytical results are verified through simulation results showing THD in Fig. 6 . The results are validated experimentally and THD results thus captured are shown in Fig. 12 .
VI. SIMULATION RESULTS
Simulation model is developed numerically for three different types of triangular carrier signals used for pulsewidth modulation. The parameters chosen are illustrated in Table 3 wherein 1 kHz frequency is used for standards switching scheme and 100 Hz for GA scheme. The results obtained in Simulink environment are shown in Fig. 5 . Dynamic response of the control system is simulated by step change in the DC link voltage, and corresponding voltage and current response is recorded. The holding capacitor voltage follows the change in the DC link and the voltage maintains the seven-level output. The THD for different carrier schemes are shown in Fig. 6 (a) -(c) . 
VII. CONSTRAINT GA BASED SHE TECHNIQUES
Seven level waveform shown in fig. 7 is represented for one time period as a summation of step function in (24) .
To analyze waveforms harmonic content, Fourier series expansion is applied to the waveform. The waveform is consisting of odd and quarter wave symmetry and by virtue of these symmetries it is evident that output waveform will be free from cos component and even harmonic terms in Fourier series expansion of the output wave. Fourier series expansion for calculation of sine component is done in equation (25) (26) (27) (28) 
Since, ω o T o = 2π, the harmonic amplitude of waveform is calculated in (28) . And harmonic amplitude for all third order 
harmonic is given in (29)
Equating third harmonic amplitude and solving it yields to equation (30-31)
Substituting the value of α 1 from equation (31) , equation (32) , as shown at the top of this page, is obtained. Equations are intentionally modified by eliminating α 1 as to get rid of all third order harmonic component, without increase switching frequency of inverter.
• The first goal of modified SHE is achieved by controlling fundamental component to desired value m a .
• Second aim is to eliminate all 3 rd order harmonics by substituting α 1 in THD equation, from equation 31.
• Third aim of mitigating harmonics is achieved by solving for optimum switching angles resulting in minimum THD. The transcendental SHE equations that are developed in above section may have multiple solution as well as unique and no solution. These equations may be solved by numerical iterative methods. The conventional numeric methods may lead to local minima, subjected to initial starting point. To overcome problems of conventional numerical iterative methods, in this work authors have modified SHE equation as an optimization problem listed in equation (35) , which is being solved by Genetic algorithm in this work.
In low switching frequency schemes number to switching angles are limited to number of steps in phase voltage waveform, hence switching frequency is reduced to hundreds of hertz. The frequency is considerably low as compared to switching scheme discussed in previous section VI. This scheme is very much suitable for high power applications.
A. GENETIC ALGORITHM
Genetic Algorithm works in the principle of natural genetics and evolution to optimize nonlinear complex problems. As it is a nature-based algorithm it does not require derivative information of objective function, which is difficult to obtained in many engineering optimization problems. GA works on input output mapping of objective function. And by crossover and mutation the individual solutions (chromosomes) are evolved in GA.
The flowchart used for GA in this paper is listed in fig. 8 . The parameters of GA used is listed in table 4. Fig.9 shows the evaluation of fitness over generation, the convergence can be seen to be met after 80 iterations, mean fitness is the average fitness of all individual and best fitness is the fitness value of best chromosome. Fig. 10 shows the Harmonic spectrum of current the obtained THD is least from other PWM techniques (Fig. 6 ).
VIII. EXPERIMENTAL RESULTS
Experimental test investigation was carried out to validate the theoretical findings and numerical simulation results. Customized hardware comprising of SEMIKRON modules SKM75GB12T4 was developed. Control codes were written VOLUME 7, 2019 FIGURE 9. Fitness evolution over the generation. in system generator and are processed using FPGA board Vortex 5. Fluke 42B power analyzer was used to record the THD in the voltage and current waveform. The experimental parameters are presented in Table 5 .
Power quality measurement analysis was done for the three different types of multicarrier PWM schemes. Comparison between the modulation schemes was done on the experimental prototype setup shown in Fig. 11 (a) , where the hardware is encapsulated with the power switching module, FPGA board and data acquisition system. The experimental results for different types of level shifted multicarrier PWM and GA based SHE output waveforms were captured and analyzed. Results were obtained for both the conditions i.e. steady state and transient conditions. A sample result is shown for PD multicarrier based PWM in Fig. 11 (b) . The phase shift between voltage and current is observed due to inductive nature of the load. The output voltage clearly shows seven level symmetrical waveform. In line with the theoretical and simulation analysis, it is observed that the GA based SHE method offers the best solution in experimental validation also. In Fig. 12 , the THD is minimum in both voltage/current for the case of GA based SHE modulation scheme, voltage spectrum is free from all 3 rd order harmonics by application of constraint develop in section VII, without increasing switching frequency. The switching frequency required for GA based SHE is 350 Hz. The constraint can be used as a standard one, to eliminate all 3 rd order harmonics in SHE PWM also. In Fig. 11 (b) the DC link voltage is traced as 100V and the auxiliary capacitor voltage is held at 1/3rd of the DC link voltage at 33 V. Although the results obtained from all techniques applied looks alike, they differ in harmonic content.
The dynamics of DC link voltage control loop and load current loop are tested and the resulting waveforms are presented in Fig. 11 (c) and Fig. 11 (d) . The DC link voltage is ramped down from 80V to 30V (>60% change) and the transients is recorded which is shown in Fig. 11 (c) . The DC link voltage is seen to quickly drop to the new value and correspondingly the holding capacitor voltage follows the change. The output voltage level drops and the current magnitude drops accordingly. Further, the test conducted by increasing the DC link voltage value and resultant is shown in Fig. 11 (d) . The DC link voltage ramped up from 14 V to 34 V (>200% increase). The holding capacitor voltage seems to follow the change and settle to the new value, the voltage/current follows the change quickly. It is concluded that both the DC voltage control loop and load current loop has the large control bandwidth with fast dynamics. Fig. 13(a) . Fig. 13(b) shows harmonic spectrum of the load voltage and load current up to 39 th harmonic of the fundamental frequency (50Hz). THD spectrum suggests existence of lower order harmonics in both voltage and current as observed in Fig. 13(b) .
Power quality measurement was done for the three different types of multicarrier PWM and proposed GA based SHE. Comparison for total harmonic distortion in voltage/current waveforms is presented in Fig. 12 . It can be observed GA based SHE gives the best overall result in terms of THD, along with reduction in switching frequency which results in low switching losses. So, the proposed technique is best suited for enhanced efficiency of PUC 7 level inverter.
IX. CONCLUSION
Packed U-cell multilevel inverter topology also called asymmetrical flying capacitor inverter was presented and examined in this paper. The investigated inverter provides a reliable solution as it has a reduced switch count (uses fewer number of power switches) compared to classical MLI's. The investigated converter has the capability to generate seven-level output by utilizing only one extra capacitor only with the condition that the capacitor voltage must be clamped at 1/3rd of the DC link voltage. Hence, a detailed controller design was performed and has been reported in the paper. In addition, different types of level shifted multicarrier PWM was compared with Proposed Ga based SHE. The conclusion/ finding that the GA based SHE approach offer the optimum solution in terms of lowest THD moreover it eliminated all 3 rd order harmonics without increase in switching frequency. The dynamic and steady state responses has been performed using the PD based modulation approach and results thus obtained for simulation and experimental were similar (in synchronization) thus validating the experimental investigation approach adopted in this paper.
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